Objective
This activity would define the maturity(TRL) scale, and corresponding detailed milestones/achievements/products of the (AOCS) hardware unit simulator models used in MBSE development cycle (virtual bench,...), mimicking(inspiring from) the TRL definition for the equivalent hardware models. This aims at providing a readiness scale for interchangeability between physical hardware and simulator/virtual models in the system engineering V&V cycle.
